Display options
Cite
Islam MN, Soccolich CE, Chen CJ, et al. Prechirper to relax the timing restrictions for soliton-dragging logic gates. Opt Lett. 1991;16(8):593-5doi: 10.1364/ol.16.000593.
Islam, M. N., Soccolich, C. E., Chen, C. J., Paek, U. C., Schroeder, C. M., Digiovanni, D. J., & Simpson, J. R. (1991). Prechirper to relax the timing restrictions for soliton-dragging logic gates. Optics letters, 16(8), 593-5. https://doi.org/10.1364/ol.16.000593
Islam, M N, et al. "Prechirper to relax the timing restrictions for soliton-dragging logic gates." Optics letters vol. 16,8 (1991): 593-5. doi: https://doi.org/10.1364/ol.16.000593
Islam MN, Soccolich CE, Chen CJ, Paek UC, Schroeder CM, Digiovanni DJ, Simpson JR. Prechirper to relax the timing restrictions for soliton-dragging logic gates. Opt Lett. 1991 Apr 15;16(8):593-5. doi: 10.1364/ol.16.000593. PMID: 19774009.
Copy Download .nbib Format: NLM
Share it on

Opt Lett. 1991 Apr 15;16(8):593-5. doi: 10.1364/ol.16.000593.

Prechirper to relax the timing restrictions for soliton-dragging logic gates.

Optics letters

M N Islam, C E Soccolich, C J Chen, U C Paek, C M Schroeder, D J Digiovanni, J R Simpson

PMID: 19774009 DOI: 10.1364/ol.16.000593

Abstract

The timing restrictions for soliton-dragging logic gates can be relaxed by asymmetrizing the interaction between the orthogonally polarized control and signal pulses. In particular, by prechirping the signal pulse in a normal group-velocity dispersion fiber, we find experimentally that the timing restriction can be loosened from less than 2 pulse widths to over 3.3 pulse widths. For this passive prechirper arrangement the timing restrictions are loosened at the expense of increased minimum switching energy. Soliton-dragging logic gates with a signal prechirper can provide timing restoration as well as logic-level restoration, so that two inverter gates can be cascaded to implement an ultrafast, all-optical pulse regenerator.

Publication Types